� �� h8��( ��Lcompulab,cm-t335ti,am33xx +7CompuLab CM-T335chosenaliasesC=/ocp/interconnect@44c00000/segment@200000/target-module@b000/i2c@0?B/ocp/interconnect@48000000/segment@0/target-module@2a000/i2c@0DG/ocp/interconnect@48000000/segment@100000/target-module@9c000/i2c@0FL/ocp/interconnect@44c00000/segment@200000/target-module@9000/serial@0BT/ocp/interconnect@48000000/segment@0/target-module@22000/serial@0B\/ocp/interconnect@48000000/segment@0/target-module@24000/serial@0Gd/ocp/interconnect@48000000/segment@100000/target-module@a6000/serial@0Gl/ocp/interconnect@48000000/segment@100000/target-module@a8000/serial@0Gt/ocp/interconnect@48000000/segment@100000/target-module@aa000/serial@0D|/ocp/interconnect@48000000/segment@100000/target-module@cc000/can@0D�/ocp/interconnect@48000000/segment@100000/target-module@d0000/can@0%�/ocp/target-module@47400000/usb@1400%�/ocp/target-module@47400000/usb@1800)�/ocp/target-module@47400000/usb-phy@1300)�/ocp/target-module@47400000/usb-phy@1b00Y�/ocp/interconnect@4a000000/segment@0/target-module@100000/switch@0/ethernet-ports/port@1Y�/ocp/interconnect@4a000000/segment@0/target-module@100000/switch@0/ethernet-ports/port@2?�/ocp/interconnect@48000000/segment@0/target-module@30000/spi@0D�/ocp/interconnect@48000000/segment@100000/target-module@a0000/spi@0?�/ocp/interconnect@48000000/segment@0/target-module@60000/mmc@0D�/ocp/interconnect@48000000/segment@100000/target-module@d8000/mmc@0"�/ocp/target-module@47810000/mmc@0cpus+cpu@0arm,cortex-a8 �ti,am3352�cpu���cpu��idle-statesmpu_gatearm,idle-state.(?ZO,`popp-tableoperating-points-v2-ti-cpuxpopp-50-300000000� �~�4��(��opp-100-275000000d*� ���r�����opp-100-300000000� ���r��� �opp-100-500000000�e ���r�����opp-100-600000000#�F ���r���@opp-120-600000000#�F �O����@���opp-120-720000000*�T �O����@��opp-720000000*�T �9��p�P���opp-800000000/� �9��p�P�opp-1000000000;�� �7��D�L�target-module@4b000000ti,sysc-omap4-simpleti,sysc ��fck�+ �Ktarget-module@140000ti,sysc-omap4-simpleti,sysc �fck+ ��pmu@0arm,cortex-a8-pmu�socti,omap-infraocpsimple-pm-bus� ��fck+�interconnect@44c00000 ti,am33xx-l4-wkupsimple-pm-bus�  � fck �D�D�D�D��aplaia0ia1+$�D�D� D�segment@0simple-pm-bus+0�segment@100000simple-pm-bus+0�@@@   target-module@0ti,sysc-omap4ti,sysc��rev � fck+�@ cpu@0ti,am3352-wkup-m3�@  �umemdmem� �rstctrl�am335x-pm-firmware.elfp-segment@200000simple-pm-bus+�� 0 0@ @P P` `p p� �� �� �� �� �� �� �!"## # 0#0@#@P#P`#`p#p�#��#��#��#��#�� �$(target-module@0ti,sysc-omap4ti,sysc��rev+ � prcm@0ti,am3-prcmsimple-bus� + � clocks+clock-clk-32768 fixed-clock clk_32768_ck(�pclock-clk-rc32k fixed-clock clk_rc32k_ck(}pclock-virt-19200000 fixed-clockvirt_19200000_ck($�p(clock-virt-24000000 fixed-clockvirt_24000000_ck(n6p)clock-virt-25000000 fixed-clockvirt_25000000_ck(}x@p*clock-virt-26000000 fixed-clockvirt_26000000_ck(���p+clock-tclkin fixed-clock tclkin_ck(�pclock@490ti,am3-dpll-core-clock dpll_core_ck� ��\h`dp clock-dpll-core-x2ti,am3-dpll-x2-clockdpll_core_x2_ck� pclock-dpll-core-m4@480ti,divider-clockdpll_core_m4_ck�8��Cpclock-dpll-core-m5@484ti,divider-clockdpll_core_m5_ck�8��Cpclock-dpll-core-m6@4d8ti,divider-clockdpll_core_m6_ck�8��Cclock@488ti,am3-dpll-clock dpll_mpu_ck� �� ,$(pclock-dpll-mpu-m2@4a8ti,divider-clockdpll_mpu_m2_ck�8��Cclock@494ti,am3-dpll-no-gate-clock dpll_ddr_ck� ��4@8<pclock-dpll-ddr-m2@4a0ti,divider-clockdpll_ddr_m2_ck�8��Cpclock-dpll-ddr-m2-div2fixed-factor-clockdpll_ddr_m2_div2_ck�Zeclock@498ti,am3-dpll-no-gate-clock dpll_disp_ck� ��HTLPpclock-dpll-disp-m2@4a4ti,divider-clockdpll_disp_m2_ck�8��Copclock@48c!ti,am3-dpll-no-gate-j-type-clock dpll_per_ck� ��p�txpclock-dpll-per-m2@4acti,divider-clockdpll_per_m2_ck�8��Cpclock-dpll-per-m2-div4-wkupdmfixed-factor-clockdpll_per_m2_div4_wkupdm_ck�Zeclock-dpll-per-m2-div4fixed-factor-clockdpll_per_m2_div4_ck�Zeclock-clk-24mhzfixed-factor-clock clk_24mhz�Zepclock-clkdiv32kfixed-factor-clock clkdiv32k_ck�Ze�clock-l3-gclkfixed-factor-clockl3_gclk�Zepclock-pruss-ocp-gclk@530 ti,mux-clockpruss_ocp_gclk��0pVclock-mmu-fck-1@914ti,gate-clockmmu_fck��� clock-timer1-fck@528 ti,mux-clock timer1_fck� �(p0clock-timer2-fck@508 ti,mux-clock timer2_fck� �p;clock-timer3-fck@50c ti,mux-clock timer3_fck� � clock-timer4-fck@510 ti,mux-clock timer4_fck� �clock-timer5-fck@518 ti,mux-clock timer5_fck� �clock-timer6-fck@51c ti,mux-clock timer6_fck� �clock-timer7-fck@504 ti,mux-clock timer7_fck� �clock-usbotg-fck-8@47cti,gate-clock usbotg_fck���|clock-dpll-core-m4-div2fixed-factor-clockdpll_core_m4_div2_ck�Zepclock-ieee5000-fck-1@e4ti,gate-clock ieee5000_fck����clock-wdt1-fck@538 ti,mux-clock wdt1_fck��8clock-l4-rtc-gclkfixed-factor-clock l4_rtc_gclk�Zeclock-l4hs-gclkfixed-factor-clock l4hs_gclk�Zeclock-l3s-gclkfixed-factor-clock l3s_gclk�Zeclock-l4fw-gclkfixed-factor-clock l4fw_gclk�Zeclock-l4ls-gclkfixed-factor-clock l4ls_gclk�Zep,clock-sysclk-divfixed-factor-clocksysclk_div_ck�Zeclock-cpsw-125mhz-gclkfixed-factor-clockcpsw_125mhz_gclk�ZepMclock-cpsw-cpts-rft@520 ti,mux-clockcpsw_cpts_rft_clk�� pNclock-gpio0-dbclk-mux@53c ti,mux-clockgpio0_dbclk_mux_ck��<clock-lcd-gclk@534 ti,mux-clock lcd_gclk ��4opclock-mmcfixed-factor-clockmmc_clk�Zeclock@52c ti,clksel�,clock-gfx-fclk-clksel ti,mux-clockgfx_fclk_clksel_ck��pclock-gfx-fck-divti,divider-clockgfx_fck_div_ck�8clock@700 ti,clksel�clock-sysclkout-pre ti,mux-clocksysclkout_pre_ck�p clock-clkout2-divti,divider-clockclkout2_div_ck� �8p!clock-clkout2ti,gate-clock clkout2_ck�!�clockdomainsclock@0 ti,omap4-cmper_cm�+ �clock@38 ti,clkctrl l4ls_clkctrl8�8,l(� ��  0p3clock@1c ti,clkctrl l3s_clkctrl �0h�p9clock@24 ti,clkctrl l3_clkctrl(�$ ����pclock@120 ti,clkctrl l4hs_clkctrl� pKclock@e8 ti,clkctrlpruss_ocp_clkctrl��pUclock@0 ti,clkctrlcpsw_125mhz_clkctrl�pLclock@18 ti,clkctrl lcdc_clkctrl�pJclock@14c ti,clkctrlclk_24mhz_clkctrl�Lpclock@400 ti,omap4-cmwkup_cm�+ �clock@0 ti,clkctrll4_wkup_clkctrl��$p clock@14 ti,clkctrll3_aon_clkctrl�pclock@b0 ti,clkctrll4_wkup_aon_clkctrl��p clock@600 ti,omap4-cmmpu_cm�+ �clock@0 ti,clkctrl mpu_clkctrl�pCclock@800 ti,omap4-cm l4_rtc_cm�+ �clock@0 ti,clkctrll4_rtc_clkctrl�p2clock@900 ti,omap4-cm gfx_l3_cm� + � clock@0 ti,clkctrlgfx_l3_clkctrl�paclock@a00 ti,omap4-cm l4_cefuse_cm� + � clock@0 ti,clkctrll4_cefuse_clkctrl�$prm@c00!ti,am3-prm-instti,omap-prm-inst� ��pprm@d00!ti,am3-prm-instti,omap-prm-inst� ��p prm@e00!ti,am3-prm-instti,omap-prm-inst��pBprm@f00!ti,am3-prm-instti,omap-prm-inst��prm@1000!ti,am3-prm-instti,omap-prm-inst��p1prm@1100!ti,am3-prm-instti,omap-prm-inst���pbprm@1200!ti,am3-prm-instti,omap-prm-inst��target-module@3000ti,sysc �disabled+ �0target-module@5000ti,sysc �disabled+ �Ptarget-module@7000ti,sysc-omap2ti,sysc�ppq�revsyscsyss����   fckdbclk+ �pgpio@0ti,omap4-gpio��"R"4" ^"G"�"l"I"" "J"Q"����`petarget-module@9000ti,sysc-omap2ti,sysc��P�T�X�revsyscsyss�� � �fck+ ��serial@0ti,am3352-uartti,omap3-uart(�l��H�okay-##2txrxclock-dcan1-fckfixed-factor-clock dcan1_fck� Zep@clock-mcasp0-fckfixed-factor-clock mcasp0_fck� Zeclock-mcasp1-fckfixed-factor-clock mcasp1_fck� Zeclock-smartreflex0-fckfixed-factor-clocksmartreflex0_fck� Zeclock-smartreflex1-fckfixed-factor-clocksmartreflex1_fck� Zeclock-sha0-fckfixed-factor-clock sha0_fck� Zeclock-aes0-fckfixed-factor-clock aes0_fck� Zeclock-rng-fckfixed-factor-clockrng_fck� Zeclock@664 ti,clksel�dclock-ehrpwm0-tbclkti,gate-clockehrpwm0_tbclk�,�pGclock-ehrpwm1-tbclkti,gate-clockehrpwm1_tbclk�,�pHclock-ehrpwm2-tbclkti,gate-clockehrpwm2_tbclk�,�pIcontrol@620ti,am335x-usb-ctrl-module� H�phy_ctrlwakeuppZwkup_m3_ipc@1324ti,am3352-wkup-m3-ipc�$$�NN-W./dma-router@f90ti,am335x-edma-crossbar��@^i v#clockdomainstarget-module@31000ti,sysc-omap2-timerti,sysc��revsyscsyss� ��� � fckick+ ���timer@0ti,am335x-timer-1ms��C��0fck�0� target-module@33000ti,sysc �disabled+ �0target-module@35000ti,sysc-omap2ti,sysc�PPP�revsyscsyss�"�� � �fck+ �Pwdt@0 ti,omap3-wdt��[target-module@37000ti,sysc �disabled+ �ptarget-module@39000ti,sysc �disabled+ ��target-module@3e000ti,sysc-omap4-simpleti,sysc��t�x �revsysc��1 �2fck+ ��rtc@0ti,am3352-rtcti,da830-rtc��KLtarget-module@40000ti,sysc �disabled+ �interconnect@48000000ti,am33xx-l4-persimple-pm-bus� �3(fck0�HHHHHH�aplaia0ia1ia2ia3+H�HH H 0H0FF@F@F@@segment@0simple-pm-bus+������``pp  00@@PP������ ��@@PP�� ��  00@@PP``pp��������      ���� � � � � � � � � � � � �FF@F@F@@target-module@8000ti,sysc �disabled+ ��target-module@14000ti,sysc �disabled+ �@target-module@16000ti,sysc �disabled+ �`target-module@22000ti,sysc-omap2ti,sysc� P T X�revsyscsyss�� �34fck+ � serial@0ti,am3352-uartti,omap3-uart(�l��I�okay-##2txrxp7target-module@b0000ti,sysc �disabled+ � target-module@cc000ti,sysc-omap4ti,sysc� � �rev�3�>fckosc+ � � can@0ti,am3352-d_can� �>fck "D�4�okayKe�� soundsimple-audio-card cm-t335: 5MicrophoneMic JackLineLine InHeadphoneHeadphone Jack[ OHeadphone JackLHPOUTHeadphone JackRHPOUTLLINEINLine InRLINEINLine InMICINMic Jack ii2s �g �gsimple-audio-card,cpu �hsimple-audio-card,codec �i ��pg compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d-can0d-can1usb0usb1phy0phy1ethernet0ethernet1spi0spi1mmc0mmc1mmc2enable-methoddevice_typeregoperating-points-v2clocksclock-namesclock-latencycpu-idle-statesentry-latency-usexit-latency-usmin-residency-usti,idle-wkup-m3phandlesysconopp-hzopp-microvoltopp-supported-hwopp-suspendti,no-idlerangesinterruptspower-domainsreg-namesresetsreset-namesti,pm-firmware#clock-cellsclock-output-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shift#reset-cells#power-domain-cellsstatusti,sysc-maskti,sysc-sidleti,syss-maskgpio-rangesgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsdmasdma-namespinctrl-namespinctrl-0pagesize#sound-dai-cellsti,wiresti,x-plate-resistanceti,coordinate-readoutsti,wire-configti,charge-delay#io-channel-cellsti,adc-channels#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pins#phy-cellsti,rprocmboxes#dma-cellsdma-requestsdma-mastersti,no-reset-on-initti,timer-alwonassigned-clocksassigned-clock-parentsti,spi-num-csti,pindir-d0-out-d1-inspi-max-frequencyclock-xtalref-clock-frequencyvwlan-supplyinterrupt-namesop-modetdm-slotsnum-serializerserial-dirtx-num-evtrx-num-evtti,timer-pwmti,needs-special-resetvmmc-supplybus-width#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-send-noirqti,mbox-txti,mbox-rx#hwlock-cellssyscon-raminitpm-sramti,sysc-midle#pwm-cellscpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftbus_freqmac-addressphyspinctrl-1labelphy-handlephy-modeti,dual-emac-pvidfirmware-nameti,tptcsti,edma-memcpy-channelsti,sysc-delay-usti,ctrl_moddr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,power#dma-channels#dma-requestsprotect-execpoolgpmc,num-csgpmc,num-waitpinsrb-gpiosti,nand-ecc-optti,elm-idnand-bus-widthgpmc,device-widthgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,clk-activation-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslinux,default-triggerregulator-nameregulator-min-microvoltregulator-max-microvoltgpioenable-active-highpwmsbrightness-levelsdefault-brightness-levelsimple-audio-card,namesimple-audio-card,widgetssimple-audio-card,routingsimple-audio-card,formatsimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersound-daisystem-clock-frequency