8( HDgumstix,omap3-overo-palo43gumstix,omap3-overoti,omap3430ti,omap3 +!7OMAP35xx Gumstix Overo on Palo43chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpucpupmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+)Gddefaultruart2-pins |<>@Bi2c1-pins|mmc1-pins0|mmc2-pins0|(*,.02w3cbw003c-pins|lhsusb2-pins@|      twl4030-pins|Ai2c3-pins|uart3-pins|npdss-dpi-pins|lte430-pins|Dbacklight-pins|Fmcspi1-pins |ads7846-pins| scm_conf@270sysconsimple-busp0+ p0pbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-clocks+clock@68 ti,clkselh+clock-mcbsp5-mux-fck@4ti,composite-mux-clockmcbsp5_mux_fck clock-mcbsp3-mux-fck@0ti,composite-mux-clockmcbsp3_mux_fckclock-mcbsp4-mux-fck@2ti,composite-mux-clockmcbsp4_mux_fckmcbsp5_fckti,composite-clock clock@4 ti,clksel+clock-mcbsp1-mux-fck@2ti,composite-mux-clockmcbsp1_mux_fck clock-mcbsp2-mux-fck@6ti,composite-mux-clockmcbsp2_mux_fckmcbsp1_fckti,composite-clock mcbsp2_fckti,composite-clock mcbsp3_fckti,composite-clockmcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+)Gtwl4030-vpins-pins |target-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `Lrevsyscsyss  ick+ H ` aes1@0 ti,omap3-aesP(  -txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLrevsyscsyss  ick+ H P aes2@0 ti,omap3-aesP(AB-txrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clock7Yosc_sys_ck@d40 ti,mux-clock @sys_ck@1270ti,divider-clockGTp_!sys_clkout1@d70ti,gate-clock pGdpll3_x2_ckfixed-factor-clockvdpll3_m2x2_ckfixed-factor-clockv dpll4_x2_ckfixed-factor-clockvcorex2_fckfixed-factor-clock v"wkup_l4_ickfixed-factor-clock!vacorex2_d3_fckfixed-factor-clock"vcorex2_d5_fckfixed-factor-clock"vclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clock7omap_32k_fck fixed-clock7Gvirt_12m_ck fixed-clock7virt_13m_ck fixed-clock7]@virt_19200000_ck fixed-clock7$virt_26000000_ck fixed-clock7virt_38_4m_ck fixed-clock7Idpll4_ck@d00ti,omap3-dpll-per-clock!! D 0dpll4_m2_ck@d48ti,divider-clockT? H_#dpll4_m2x2_mul_ckfixed-factor-clock#v$dpll4_m2x2_ck@d00ti,gate-clock$G %omap_96m_alwon_fckfixed-factor-clock%v1dpll3_ck@d00ti,omap3-dpll-core-clock!! @ 0clock@1140 ti,clksel@+clock-dpll3-m3@16ti,divider-clock dpll3_m3_ckT_+clock-dpll4-m6@24ti,divider-clock dpll4_m6_ckT?_=clock-emu-src-mux@0 ti,mux-clockemu_src_mux_ck!&'(uclock-pclk-fck@8ti,divider-clock pclk_fck)T_clock-pclkx2-fck@6ti,divider-clock pclkx2_fck)T_clock-atclk-fck@4ti,divider-clock atclk_fck)T_clock-traceclk-src-fck@2 ti,mux-clocktraceclk_src_fck!&'(*clock-traceclk-fck@11 ti,divider-clock traceclk_fck*T_dpll3_m3x2_mul_ckfixed-factor-clock+v,dpll3_m3x2_ck@d00ti,gate-clock,G  -emu_core_alwon_ckfixed-factor-clock-v&sys_altclk fixed-clock74mcbsp_clks fixed-clock7core_ckfixed-factor-clockv.dpll1_fck@940ti,divider-clock.GT @_/dpll1_ck@904ti,omap3-dpll-clock!/  $ @ 4dpll1_x2_ckfixed-factor-clockv0dpll1_x2m2_ck@944ti,divider-clock0T D_Dcm_96m_fckfixed-factor-clock1v2clock@d40 ti,clksel @+clock-dpll3-m2@27ti,divider-clock dpll3_m2_ckT_clock-omap-96m-fck@6 ti,mux-clock omap_96m_fck2!Xclock-omap-54m-fck@5 ti,mux-clock omap_54m_fck34@clock-omap-48m-fck@3 ti,mux-clock omap_48m_fck548clock@e40 ti,clksel@+clock-dpll4-m3@8ti,divider-clock dpll4_m3_ckT _6clock-dpll4-m4@0ti,divider-clock dpll4_m4_ckT_9dpll4_m3x2_mul_ckfixed-factor-clock6v7dpll4_m3x2_ck@d00ti,gate-clock7G 3cm_96m_d2_fckfixed-factor-clock2v5omap_12m_fckfixed-factor-clock8vYdpll4_m4x2_mul_ckti,fixed-factor-clock9:dpll4_m4x2_ck@d00ti,gate-clock:G ]dpll4_m5_ck@f40ti,divider-clockT?@_;dpll4_m5x2_mul_ckti,fixed-factor-clock;<dpll4_m5x2_ck@d00ti,gate-clock<G ydpll4_m6x2_mul_ckfixed-factor-clock=v>dpll4_m6x2_ck@d00ti,gate-clock>G ?emu_per_alwon_ckfixed-factor-clock?v'clock@d70 ti,clksel p+clock-clkout2-src-gate@7 ti,composite-no-wait-gate-clockclkout2_src_gate_ck.Bclock-clkout2-src-mux@0ti,composite-mux-clockclkout2_src_mux_ck.!2@Cclock-sys-clkout2@3ti,divider-clock sys_clkout2AT@clkout2_src_ckti,composite-clockBCAmpu_ckfixed-factor-clockDvEarm_fck@924ti,divider-clockE $Temu_mpu_alwon_ckfixed-factor-clockEv(clock@a40 ti,clksel @+clock-l3-ick@0ti,divider-clockl3_ick.T_Fclock-l4-ick@2ti,divider-clockl4_ickFT_Hclock-gpt10-mux-fck@6ti,composite-mux-clockgpt10_mux_fckG!Uclock-gpt11-mux-fck@7ti,composite-mux-clockgpt11_mux_fckG!Wclock-ssi-ssr-div-fck-3430es2@8ti,composite-divider-clockssi_ssr_div_fck_3430es2"$~clock@c40 ti,clksel @+clock-rm-ick@1ti,divider-clockrm_ickHT_clock-gpt1-mux-fck@0ti,composite-mux-clock gpt1_mux_fckG!`clock-usim-mux-fck@3ti,composite-mux-clock usim_mux_fck(!IJKLMNOPQ_clock@a00 ti,clksel +clock-gpt10-gate-fck@11 ti,composite-gate-clockgpt10_gate_fck!Tclock-gpt11-gate-fck@12 ti,composite-gate-clockgpt11_gate_fck!Vclock-mmchs2-fck@25ti,wait-gate-clock mmchs2_fckclock-mmchs1-fck@24ti,wait-gate-clock mmchs1_fckclock-i2c3-fck@17ti,wait-gate-clock i2c3_fckclock-i2c2-fck@16ti,wait-gate-clock i2c2_fckclock-i2c1-fck@15ti,wait-gate-clock i2c1_fckclock-mcbsp5-gate-fck@10 ti,composite-gate-clockmcbsp5_gate_fck clock-mcbsp1-gate-fck@9 ti,composite-gate-clockmcbsp1_gate_fck clock-mcspi4-fck@21ti,wait-gate-clock mcspi4_fckRclock-mcspi3-fck@20ti,wait-gate-clock mcspi3_fckRclock-mcspi2-fck@19ti,wait-gate-clock mcspi2_fckRclock-mcspi1-fck@18ti,wait-gate-clock mcspi1_fckRclock-uart2-fck@14ti,wait-gate-clock uart2_fckRclock-uart1-fck@13 ti,wait-gate-clock uart1_fckRclock-hdq-fck@22ti,wait-gate-clockhdq_fckSclock-modem-fck@31ti,omap3-interface-clock modem_fck!clock-mspro-fck@23ti,wait-gate-clock mspro_fckclock-ssi-ssr-gate-fck-3430es2@0 ti,composite-no-wait-gate-clockssi_ssr_gate_fck_3430es2"}clock-mmchs3-fck@30ti,wait-gate-clock mmchs3_fckgpt10_fckti,composite-clockTUgpt11_fckti,composite-clockVWcore_96m_fckfixed-factor-clockXvcore_48m_fckfixed-factor-clock8vRcore_12m_fckfixed-factor-clockYvScore_l3_ickfixed-factor-clockFvZclock@a10 ti,clksel +clock-sdrc-ick@1ti,wait-gate-clock sdrc_ickZclock-mmchs2-ick@25ti,omap3-interface-clock mmchs2_ick[clock-mmchs1-ick@24ti,omap3-interface-clock mmchs1_ick[clock-hdq-ick@22ti,omap3-interface-clockhdq_ick[clock-mcspi4-ick@21ti,omap3-interface-clock mcspi4_ick[clock-mcspi3-ick@20ti,omap3-interface-clock mcspi3_ick[clock-mcspi2-ick@19ti,omap3-interface-clock mcspi2_ick[clock-mcspi1-ick@18ti,omap3-interface-clock mcspi1_ick[clock-i2c3-ick@17ti,omap3-interface-clock i2c3_ick[clock-i2c2-ick@16ti,omap3-interface-clock i2c2_ick[clock-i2c1-ick@15ti,omap3-interface-clock i2c1_ick[clock-uart2-ick@14ti,omap3-interface-clock uart2_ick[clock-uart1-ick@13 ti,omap3-interface-clock uart1_ick[clock-gpt11-ick@12 ti,omap3-interface-clock gpt11_ick[clock-gpt10-ick@11 ti,omap3-interface-clock gpt10_ick[clock-mcbsp5-ick@10 ti,omap3-interface-clock mcbsp5_ick[clock-mcbsp1-ick@9 ti,omap3-interface-clock mcbsp1_ick[clock-omapctrl-ick@6ti,omap3-interface-clock omapctrl_ick[clock-aes2-ick@28ti,omap3-interface-clock aes2_ick[clock-sha12-ick@27ti,omap3-interface-clock sha12_ick[clock-icr-ick@29ti,omap3-interface-clockicr_ick[clock-des2-ick@26ti,omap3-interface-clock des2_ick[clock-mspro-ick@23ti,omap3-interface-clock mspro_ick[clock-mailboxes-ick@7ti,omap3-interface-clockmailboxes_ick[clock-sad2d-ick@3ti,omap3-interface-clock sad2d_ickFclock-hsotgusb-ick-3430es2@4"ti,omap3-hsotgusb-interface-clockhsotgusb_ick_3430es2Zclock-ssi-ick-3430es2@0ti,omap3-ssi-interface-clockssi_ick_3430es2\ clock-mmchs3-ick@30ti,omap3-interface-clock mmchs3_ick[gpmc_fckfixed-factor-clockZvcore_l4_ickfixed-factor-clockHv[clock@e00 ti,clksel+clock-dss-tv-fckti,gate-clock dss_tv_fck@Gclock-dss-96m-fckti,gate-clock dss_96m_fckXGclock-dss2-alwon-fckti,gate-clockdss2_alwon_fck!Gclock-dss1-alwon-fck-3430es2@0ti,dss-gate-clockdss1_alwon_fck_3430es2]dummy_ck fixed-clock7clock@c00 ti,clksel +clock-gpt1-gate-fck@0ti,composite-gate-clockgpt1_gate_fck!_clock-gpio1-dbck@3ti,gate-clock gpio1_dbck^clock-wdt2-fck@5ti,wait-gate-clock wdt2_fck^clock-sr1-fck@6ti,wait-gate-clocksr1_fck!clock-sr2-fck@7ti,wait-gate-clocksr2_fck!clock-usim-gate-fck@9 ti,composite-gate-clockusim_gate_fckXgpt1_fckti,composite-clock_`wkup_32k_fckfixed-factor-clockGv^clock@c10 ti,clksel +clock-wdt2-ick@5ti,omap3-interface-clock wdt2_ickaclock-wdt1-ick@4ti,omap3-interface-clock wdt1_ickaclock-gpio1-ick@3ti,omap3-interface-clock gpio1_ickaclock-omap-32ksync-ick@2ti,omap3-interface-clockomap_32ksync_ickaclock-gpt12-ick@1ti,omap3-interface-clock gpt12_ickaclock-gpt1-ick@0ti,omap3-interface-clock gpt1_ickaclock-usim-ick@9 ti,omap3-interface-clock usim_ickaper_96m_fckfixed-factor-clock1vper_48m_fckfixed-factor-clock8vbclock@1000 ti,clksel+clock-uart3-fck@11 ti,wait-gate-clock uart3_fckbclock-gpt2-gate-fck@3ti,composite-gate-clockgpt2_gate_fck!dclock-gpt3-gate-fck@4ti,composite-gate-clockgpt3_gate_fck!fclock-gpt4-gate-fck@5ti,composite-gate-clockgpt4_gate_fck!hclock-gpt5-gate-fck@6ti,composite-gate-clockgpt5_gate_fck!jclock-gpt6-gate-fck@7ti,composite-gate-clockgpt6_gate_fck!lclock-gpt7-gate-fck@8ti,composite-gate-clockgpt7_gate_fck!nclock-gpt8-gate-fck@9 ti,composite-gate-clockgpt8_gate_fck!pclock-gpt9-gate-fck@10 ti,composite-gate-clockgpt9_gate_fck!rclock-gpio6-dbck@17ti,gate-clock gpio6_dbckcclock-gpio5-dbck@16ti,gate-clock gpio5_dbckcclock-gpio4-dbck@15ti,gate-clock gpio4_dbckcclock-gpio3-dbck@14ti,gate-clock gpio3_dbckcclock-gpio2-dbck@13 ti,gate-clock gpio2_dbckcclock-wdt3-fck@12 ti,wait-gate-clock wdt3_fckcclock-mcbsp2-gate-fck@0ti,composite-gate-clockmcbsp2_gate_fck clock-mcbsp3-gate-fck@1ti,composite-gate-clockmcbsp3_gate_fckclock-mcbsp4-gate-fck@2ti,composite-gate-clockmcbsp4_gate_fckclock@1040 ti,clksel@+clock-gpt2-mux-fck@0ti,composite-mux-clock gpt2_mux_fckG!eclock-gpt3-mux-fck@1ti,composite-mux-clock gpt3_mux_fckG!gclock-gpt4-mux-fck@2ti,composite-mux-clock gpt4_mux_fckG!iclock-gpt5-mux-fck@3ti,composite-mux-clock gpt5_mux_fckG!kclock-gpt6-mux-fck@4ti,composite-mux-clock gpt6_mux_fckG!mclock-gpt7-mux-fck@5ti,composite-mux-clock gpt7_mux_fckG!oclock-gpt8-mux-fck@6ti,composite-mux-clock gpt8_mux_fckG!qclock-gpt9-mux-fck@7ti,composite-mux-clock gpt9_mux_fckG!sgpt2_fckti,composite-clockdegpt3_fckti,composite-clockfggpt4_fckti,composite-clockhigpt5_fckti,composite-clockjkgpt6_fckti,composite-clocklmgpt7_fckti,composite-clocknogpt8_fckti,composite-clockpqgpt9_fckti,composite-clockrsper_32k_alwon_fckfixed-factor-clockGvcper_l4_ickfixed-factor-clockHvtclock@1010 ti,clksel+clock-gpio6-ick@17ti,omap3-interface-clock gpio6_icktclock-gpio5-ick@16ti,omap3-interface-clock gpio5_icktclock-gpio4-ick@15ti,omap3-interface-clock gpio4_icktclock-gpio3-ick@14ti,omap3-interface-clock gpio3_icktclock-gpio2-ick@13 ti,omap3-interface-clock gpio2_icktclock-wdt3-ick@12 ti,omap3-interface-clock wdt3_icktclock-uart3-ick@11 ti,omap3-interface-clock uart3_icktclock-uart4-ick@18ti,omap3-interface-clock uart4_icktclock-gpt9-ick@10 ti,omap3-interface-clock gpt9_icktclock-gpt8-ick@9 ti,omap3-interface-clock gpt8_icktclock-gpt7-ick@8ti,omap3-interface-clock gpt7_icktclock-gpt6-ick@7ti,omap3-interface-clock gpt6_icktclock-gpt5-ick@6ti,omap3-interface-clock gpt5_icktclock-gpt4-ick@5ti,omap3-interface-clock gpt4_icktclock-gpt3-ick@4ti,omap3-interface-clock gpt3_icktclock-gpt2-ick@3ti,omap3-interface-clock gpt2_icktclock-mcbsp2-ick@0ti,omap3-interface-clock mcbsp2_icktclock-mcbsp3-ick@1ti,omap3-interface-clock mcbsp3_icktclock-mcbsp4-ick@2ti,omap3-interface-clock mcbsp4_icktemu_src_ckti,clkdm-gate-clocku)secure_32k_fck fixed-clock7vgpt12_fckfixed-factor-clockvvwdt1_fckfixed-factor-clockvvsecurity_l4_ick2fixed-factor-clockHvwclock@a14 ti,clksel +clock-aes1-ick@3ti,omap3-interface-clock aes1_ickwclock-rng-ick@2ti,omap3-interface-clockrng_ickwclock-sha11-ick@1ti,omap3-interface-clock sha11_ickwclock-des1-ick@0ti,omap3-interface-clock des1_ickwclock-pka-ick@4ti,omap3-interface-clockpka_ickxclock@f00 ti,clksel+clock-cam-mclk@0ti,gate-clock cam_mclkyclock-csi2-96m-fck@1ti,gate-clock csi2_96m_fckcam_ick@f10!ti,omap3-no-wait-interface-clockHGsecurity_l3_ickfixed-factor-clockFvxssi_l4_ickfixed-factor-clockHv\sr_l4_ickfixed-factor-clockHvdpll2_fck@40ti,divider-clock.GT@_zdpll2_ck@4ti,omap3-dpll-clock!z$@4 {dpll2_m2_ck@44ti,divider-clock{TD_|iva2_ck@0ti,wait-gate-clock|Gclock@a18 ti,clksel +clock-mad2d-ick@3ti,omap3-interface-clock mad2d_ickFclock-usbtll-ick@2ti,omap3-interface-clock usbtll_ick[ssi_ssr_fck_3430es2ti,composite-clock}~ssi_sst_fck_3430es2fixed-factor-clockv sys_d2_ckfixed-factor-clock!vIomap_96m_d2_fckfixed-factor-clockXvJomap_96m_d4_fckfixed-factor-clockXvKomap_96m_d8_fckfixed-factor-clockXvLomap_96m_d10_fckfixed-factor-clockXv Mdpll5_m2_d4_ckfixed-factor-clockvNdpll5_m2_d8_ckfixed-factor-clockvOdpll5_m2_d16_ckfixed-factor-clockvPdpll5_m2_d20_ckfixed-factor-clockvQusim_fckti,composite-clockdpll5_ck@d04ti,omap3-dpll-clock!!  $ L 4dpll5_m2_ck@d50ti,divider-clockT P_sgx_gate_fck@b00ti,composite-gate-clock.G core_d3_ckfixed-factor-clock.vcore_d4_ckfixed-factor-clock.vcore_d6_ckfixed-factor-clock.vomap_192m_alwon_fckfixed-factor-clock%vcore_d2_ckfixed-factor-clock.vsgx_mux_fck@b40ti,composite-mux-clock 2 @sgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clockF Gcpefuse_fck@a08ti,gate-clock! Gts_fck@a08ti,gate-clockG Gusbtll_fck@a08ti,wait-gate-clock Gdss_ick_3430es2@e10ti,omap3-dss-interface-clockHGusbhost_120m_fck@1400ti,gate-clockGusbhost_48m_fck@1400ti,dss-gate-clock8Gusbhost_ick@1410ti,omap3-dss-interface-clockHGclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomain)dpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomain{d2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain target-module@48320000ti,sysc-omap2ti,syscH2H2 revsysc ^fckick+ H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intcH target-module@48056000ti,sysc-omap2ti,syscH`H`,H`(revsyscsyss# ,  Zick+ H`dma-controller@0ti,omap3430-sdmati,omap-sdma :E R`gpio@48310000ti,omap3-gpioH1gpio1_qgpio@49050000ti,omap3-gpioIgpio2qgpio@49052000ti,omap3-gpioI gpio3qgpio@49054000ti,omap3-gpioI@ gpio4qgpio@49056000ti,omap3-gpioI`!gpio5qgpio@49058000ti,omap3-gpioI"gpio6qserial@4806a000ti,omap3-uartH H(12-txrxuart17lserial@4806c000ti,omap3-uartHI(34-txrxuart27lddefaultrserial@49020000ti,omap3-uartIJn(56-txrxuart37lddefaultri2c@48070000 ti,omap3-i2cH8+i2c1ddefaultr7'@twl@48H  ti,twl4030ddefaultraudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci  vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpioqtwl4030-usbti,twl4030-usb pwmti,twl4030-pwm*pwmledti,twl4030-pwmled*pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad5Emadcti,twl4030-madcXi2c@48072000 ti,omap3-i2cH 9+i2c2 jdisabledi2c@48060000 ti,omap3-i2cH=+i2c3ddefaultr7eeprom@51 atmel,24c01Qqlis33de@1dst,lis33dest,lis3lv02dz    *9HWfuxx&&mailbox@48094000ti,omap3-mailboxmailboxH @mbox-dsp   spi@48098000ti,omap2-mcspiH A+mcspi1@(#$%&'()* -tx0rx0tx1rx1tx2rx2tx3rx3ddefaultrads7846@0ddefaultr ti,ads7846#.`  @MV_hqspi@4809a000ti,omap2-mcspiH B+mcspi2 (+,-.-tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 (-tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4(FG-tx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1(=>-txrxddefaultrmmc@480b4000ti,omap3-hsmmcH @Vmmc2(/0-txrxddefaultrmmc@480ad000ti,omap3-hsmmcH ^mmc3(MN-txrx jdisabledmmu@480bd400ti,omap2-iommuH mmu_isp mmu@5d000000ti,omap2-iommu]mmu_iva jdisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrx$mcbsp1( -txrxfck jdisabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H Drevsyscsyss ick+ H rng@0 ti,omap2-rng 4mcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetone$mcbsp2mcbsp2_sidetone(!"-txrxfckickjokaymcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetone$mcbsp3mcbsp3_sidetone(-txrxfckick jdisabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrx$mcbsp4(-txrxfck3 jdisabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrx$mcbsp5(-txrxfck jdisabledsham@480c3000ti,omap3-shamshamH 0d1(E-rxtarget-module@48318000ti,sysc-omap2-timerti,syscH1H1H1revsyscsyss'  fckick+ H1DXtimer@0ti,omap3430-timerfck%crGtarget-module@49032000ti,sysc-omap2-timerti,syscI I I revsyscsyss'  fckick+ I timer@0ti,omap3430-timer&timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@revsyscsyss'  fckick+ H0@timer@0ti,omap3430-timer_cusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcn(-rxtx+q00+,nand@0,0ti,omap2-nand micron,mt29c4g96maz  '9bch8IZh,z,",(6@RR ( "+partition@0 :SPLpartition@80000 :U-Bootpartition@1c0000 :Environment$partition@280000 :Kernel(partition@780000 :Filesystemtarget-module@480ab000ti,sysc-omap2ti,syscH H H revsyscsyss ,  fck+ H usb@0ti,omap3-musb\]mcdma @ K S  \ k susb2-phy }2dss@48050000 ti,omap3-dssHjokay dss_corefck+ddefaultrdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll jdisabled dss_dsi1 fcksys_clk+encoder@48050800ti,omap3-rfbiH jdisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  jdisabled dss_vencfckportendpoint   ssi-controller@48058000 ti,omap3-ssissijokayHHsysgddGgdd_mpu+    ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+)Gddefaultr hsusb2-2-pins0|   "  w3cbw003c-2-pins|led-pins| button-pins|!isp@480bc000 ti,omap3-ispH H |  l ports+bandgap@48002524H%$ti,omap34xx-bandgap target-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreH $syscfck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivaH $syscfck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivatarget-module@50000000ti,sysc-omap2ti,syscPrevfckick+ Pgpu@0#ti,omap3430-gpuimg,powervr-sgx530opp-tableoperating-points-v2-ti-cpuopp-125000000 sY@  opp-250000000 沀 g8g8g8  opp-500000000 e OOO opp-550000000 U txtxtx opp-600000000 #F ppp opp-720000000 *T ppp  thermal-zonescpu-thermal   (N  5tripscpu_alert E8 Qpassivecpu_crit E_ Q criticalcooling-mapsmap0 \ amemory@0|memoryled-controller pwm-ledsled-1 :overo:blue:COM pw5 u mmc0soundti,omap-twl4030 overo hsusb2_power_regregulator-fixed hsusb2_vbusLK@LK@ H p hsusb2-phy-pinsusb-nop-xceiv #regulator-w3cbw003c-npoweronregulator-fixedregulator-w3cbw003c-npoweron2Z2Z H regulator-w3cbw003c-wifi-nresetddefaultrregulator-fixed regulator-w3cbw003c-wifi-nreset2Z2Z H 'lis33-3v3-regregulator-fixedlis33-3v3-reg2Z2Zlis33-1v8-regregulator-fixedlis33-1v8-regw@w@displaysamsung,lte430wq-f0cpanel-dpi :lcd43ddefaultr portendpoint  panel-timing7a     )  ( 5  ? L Y cads7846-regregulator-fixed ads7846-reg2Z2Zbacklightgpio-backlightddefaultr  sleds gpio-ledsddefaultr led-heartbeat :overo:red:gpio21  heartbeatled-gpio22 :overo:blue:gpio22 gpio_keys gpio-keysddefaultr!+button0 :button0 ~ button1 :button1 ~  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2#cooling-cellsphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypass#ssize-cellsti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourceti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicepwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-onlinux,code